ABSTRACT
INTRODUCTION
Psychophysical studies have shown that human perception of the frequency content of sounds, either for pure tones or for speech signals, does not follow a linear scale. The idea of defining subjective pitch of pure tones has been derived from this research. How high the voice is i.e., its pitch, is a psychological dimension that represents how high and low sounds are. Pitch is greatly, but not exclusively, dependent on frequency; the intensity of sounds also affects the perception of pitch. The musical scale of pitch is one measure that represents the psychological quantity of pitch, but octaves and doubling the pitch are not the same sensation. In order to construct a psychological measure for different quantification of the pitch sensation we need to carry out pitch measurement experiments based on the magnitude estimation method like those of some measurements for loudness for determining what is heard is double the pitch and what is heard as half the pitch of a standard sound. One psychological measure of pitch created in this manner is the Mel scale [1] . The Mel scale, named by Stevens, Volkman and Newman in 1937 [2] is a perceptual scale of pitches judged by listeners to be equal in distance from one another. An assigned perceptual pitch of 1000 Mels to a 1000 Hz tone, 40 dB above the listener's threshold value can defines the reference point between this MEL scale and normal frequency measurement. Listeners can produce equal pitch increments over larger and larger intervals approximately above about 500 Hz [2] .For that reason two octaves on the Mel scale can be comprised with the four octaves on the hertz scale above 500 Hz [18] . The name Mel comes from the word melody to indicate that the scale is based on pitch comparisons [2] .The Mel scale (in KHz) can be approximated by following formula [3] . Mel (f) = 2595 log 10 (1+f/700)
The Mel-filter bank is designed to simulate band pass filtering occurring in auditory system such that it is approximately linear up to 1 kHz and in actual frequency domain is logarithmic at higher frequencies [Picone, 1993] . Such a model allows a constant bandwidth and constant spacing on the Mel-frequency scale and exploits the fact that the speech signal is stationary for short periods of time. It is modeled by constructing the required number of triangular band-pass filters with 50% overlap. Triangular band-pass filters are generated with Mel-frequencies to be the centers of the triangles . Figure 1 shows the Mel filter bank. The Bark scale provides an alternative perceptually motivated scale to the Mel scale. The basilar membrane (BM) which is an important part of the inner ear performs the spectral analysis followed by speech intelligibility perception in humans. Each point on the BM can be considered as a band pass filter having a bandwidth equal to one critical bandwidth or one Bark [5] . The bandwidth of several auditory filters were empirically observed and used to formulate the Bark scale. An approximate expression (2) for the Bark scale frequency warping, due to Schroeder [2] , is used in these experiments
The Bark filter bank is designed to simulate band pass filtering occurring in auditory system such that below 500 Hz the Bark scale becomes more and more linear. Fig 2 shows 
PROPOSED METHODOLOGY
MEL filter bank and Bark filter bank are designed using band pass FIR filter with Bartlett and Hamming window accordingly. In these designs Xilinx Logicore FIR compilers has been used. This design is implemented using Xilinx ISE11.1 and synthesized in FPGA through VHDL.
Architecture of Mel filter bank
The design flow of Mel filter bank is shown in figure 3 . Thirteen Fir filters, designed with Bartlett window, are used, having different low pass and high pass frequencies. The design as shown in figure 3 is verified using three different set of frequency filter bank to make a comparative study among all. In Table 1 , the lower and upper cut of frequencies of band pass filter is assigned. Table 2 and table 3 shows lower and upper cut off frequencies with different band width ,and different signal range .After that, the output of each filter is passed through full adder to get the output coefficients of MEL filter bank . 
Architecture of BARK filter bank
The design flow of Bark filter bank is shown in figure 4 . Thirteen Fir filters, designed with hamming window, are used, having different low pass and band pass frequencies. The design as shown in figure 4 is verified using three different set of frequency filter bank to make a comparative study among all. In Table 4 , the lower and upper cut of frequencies of band pass filter is assigned. Table 5 and table 6 shows lower and upper cut off frequencies with different band width, and different signal range after that, the output of each filter is passed through full adder to get the output coefficients of Bark filter bank. 250  100  2  250  350  100  3  350  450  100  4  450  550  100  5  550  700  150  6  700  900  200  7  900  1200  300  8  1200  1650  450  9  1650  2300  650  10  2300  3100  800  11  3100  4200  1100  12  4200  5650  1450  13 5650 7500 1850 1  10  60  50  2  60  110  50  3  110  160  50  4  160  210  50   5   210  360  150  6  360  710  350  7  710  1360  650  8  1360  2410  1050  9  2410  3960  1550  10  3960  6110  2150  11  6110  8960  2850  12  8960  12610  3650  13 12610 16010 4000
Design Methodology
Best solution of each design situation can be achieved through Design Methodology. It gives the approaches of a set of conception which, later is used to realize the processing of product. A thoughtful design process can be successfully stretched into actual process design and fabrication for the need of early design and composite conceptual decisions. Modern Technology industry has developed several approaches of Design Methodology. Top down design and bottom up design are two important design methodologies. In this paper Mel filter bank and Bark filter banks are designed using Xilinx Logicore in association with MATLAB. Figure 5 shows the design flow of Filter bank. Here Coefficient Vector file is used to specify the filter coefficients. As per the user requirements, FIR compiler itself used to appropriately quantize the non -integer real numbers of filter coefficients with coefficients vectors, specified in the .coe file. Coefficients File is actually the Coefficient file name, which is the file of filter coefficients. A .coe extension is included in the file format which is described in the "Filter coefficient Data"section [17] .User can select the file browsing the dialogue box. The sample frequency for one channel is specified by Input Sampling Frequency Field in an integer or in real value. The clock frequency, various filter parameters like Interpolation Rate, number of channels set the upper limit. Clock frequency field can be an integer or real value. Architecture choices are influenced by the limitation of sample frequency, interpolation rate and number of channels .Hence in final implementation, specified clock rate may not be achieved due to these constraints. The value of "Input/output Sample Period" [17] can be assigned depending upon design requirement. It is specified by the integer number of clock cycles between the times division multiplexed input samples and output samples when the multiple channels or fixed fraction decimation filters have been specified respectively. Available clock cycles can be more efficiently used by specifying the output sample period. Set to Display selects which of multiple Frequency Response Graph. In Pass band range two fields are available to specify it, the left-most being the minimum value and the right-most the maximum value. The values are specified in normalized to pi radians per second as on the graph x-axis For the specified range the pass band maximum, minimum
and ripple values are calculated and displayed (in dB).In Stop band range two fields are available to specify the stop band range, the left-most being the minimum value and the rightmost the maximum value. Here also the values have the same unit as on the graph x-axis i.e. normalized to pi radians per second. Depending upon the design, the stop band maximum value is calculated and displayed in db for the specified range [17] . After that, LogiCore HDL template files are used in ISE to design the ultimate program .Next Program is simulated through Xilinx Isim 11.1 from where we can get the clear view of output coefficients of MEL bank Fir filter and Bark bank Filter .In the last stage both programmes are downloaded to FPGA kit for real time implementation through ChipScope Pro logic Analyzer tool.
RESULTS, DISCUSSION AND DEVICE UTILIZATION SUMMARY

Results and Discussion
The designs of Mel filter bank and Bark filter bank have been simulated in Xilinx Isim 11.1. Here DDS (Direct digital synthesizer) is used to give input as sine wave to both of these two filter banks. Figure 7 , figure 8 and figure 9 shows the output waveform of Mel filter banks designed for different spectral ranges. The outputs are processed during active low reset and high clock enable signal. Internal computed data are get when clock signals goes high to low , that is assigned as stop_the_clock ="FALSE" .The final output is get when stop_the_clock signal is "TRUE". Whole design is simulated for 1200 us. Here the clock frequency is 50 MHz. From the above test bench waveforms of Mel filter banks and Bark filter banks, it is realizable that same output is obtained at the final stage when spectral ranges are quite high but for small spectral ranges the final output differ from each other. Also during the simulation processing, the intermediate computed data of Bark filter and Mel filter are different from each other. Both shows non linear frequency transformation but in computational performance Bark filter is more efficient than Mel filter. Fig 13 shows the comparison of coefficients of Bark and Mel filter bank. From the given figure it is computed that bark filter (65%) higher accuracy than Mel filter (63.37%) and the proposed filter bank (63.92%) referred in [13] . 
FPGA Device Utilization Summary
Device Utilization summary is a report which allows designer to view the information like targeted device, the number of errors and warning, device utilization & design goal. We have implemented our design in FPGA family Virtex 4(4vfx12ff668speed grade -12).Also the RTL schematic of Mel filter bank and Bark filter bank are shown. RTL View represents the circuit design graphically, which is an acronym of Register Transfer Level .It is an approach of prior stages of synthesis process when technology mapping is not yet completed. It is generated by synthesis tool, like Xilinx Synthesis Technology produces it as .ngr file. Through the successful RTL design, original HDL code can be nearly achieved. In the RTL view, the design is represented in terms of macro blocks, such as adders, multipliers, and registers. Standard combinatorial logic is mapped onto logic gates, such as AND, NAND, and OR, which are generated when the design become correct in simulation and synthesis level [15] . Individual Fir filter are also implemented in FPGA family virtex 4 and output are checked through FPGA ChipScope pro. All internal signals of the design are monitored through customizable logic analyzer core, named as ILA, acronym of ChipScope Pro Integrated Logic Analyzer. Features of Modern Logic analyzers like Boolean trigger equations, trigger sequences, and storage qualification are also included in ILA which bolsters its advancement in logic analyzing. Because the ILA core is synchronous to the design being monitored, all design clock constraints that are applied to design are also applied to the components inside the ILA core. It has many important features like -It communicates between ChipScope Pro Analyzer software and capture cores through the ChipScope Pro ICON core. It gives designer the flexibility to select trigger width, data width and data depth according to design's requirement. A single trigger condition can be achieved combining its multiple trigger ports. It is also capable to store samples depending on certain condition [16] .This is shown in figure 14 . Figure 15 shows the Zoomed output waveform of Real time realization of Individual Fir filter of Filter bank in ChipScope Pro Analyzer. Figure 16 & figure 17 shows RTL schematic &device utilization summary of Mel filter bank. Figure 18 & figure 19 shows the RTL schematic &device utilization summary of Bark filter bank. From Figure 14 it is observed that when we specify "Trigger run mode" ,single and hit the immediate trigger option we get the corresponding output to Input. The outputs are also dependent parameter of Reset and Enable .The output is indicated here as "result". In Figure 16 , it is observable that sine wave block is instantiated in the "mel_bank" block, which is act as input signal spectrum .Clock, Clock_en and reset are global and we get the output of 30 bits corresponding to input of 8 bits. Figure 18 can also be illustrated as figure 16 . Device utilization of Mel filter bank is illustrated in Figure 17 .The project status block describes whether the design is synthesized ,having different errors or not. Here in our design warnings are notified due to use of Logicore block which can only be able to instantiate structural models. Here design goal is assigned as "balanced" because in "Device utilization summary block (estimated value)" all logic utilizations are under mapped. The same explanation is also valid to figure 19. 
CONCLUSIONS
This paper presents Mel filter bank and Bark filter bank which are portable among different EDA tools and technology independent. The whole designs are implemented in VHDL through Xilinx ISE11.1.Mel and Bark scale are frequency scales commonly found in psychoacoustics, i.e. they reflect how our ear detects pitch. They are approximately linear below 0.5 kHz and approximately logarithmic above that. Mel scale is reflecting our perception of pitch: equal subjective pitch increments produce equal increments in screen coordinate. Bark scale is reflecting our subjective loudness perception and energy integration. It is similar to Mel scale, but puts more emphasis on low frequencies. This filter bank has been integrated as part of a Speech Recognition System together with the other parts of the system such as end point detection, MFCC feature extraction. In this case the physical resources performance in order to have full implementation of the system in the same FPGA is more important than other criteria used. The designs are currently under final FPGA realization and will be reported in the future.
